May I introduce the VHDL STD library where you can set an output to "don't care":
As an embedded electronics engineer discovering VHDL was a blast and a mindfuck!
May I introduce the VHDL STD library where you can set an output to "don't care":
As an embedded electronics engineer discovering VHDL was a blast and a mindfuck!