Oh, absolutely. The thing that is weird is being non-x86 hardware and explicitly implementing the translation layer in hardware that has minimal field configurability (they did have the capability of loading something similar to microcode). It makes sense in some ways (performance being a big one) but, seems like it would be vulnerable to potential changes in the external ISA.
you are viewing a single comment's thread
view the rest of the comments
view the rest of the comments